prj_axi_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_axi_gpio_0_0/sim/prj_axi_axi_gpio_0_0.vhd,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
prj_axi_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_axi_bram_ctrl_0_0/sim/prj_axi_axi_bram_ctrl_0_0.vhd,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
prj_axi_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_blk_mem_gen_0_0/sim/prj_axi_blk_mem_gen_0_0.v,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
prj_axi_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_proc_sys_reset_0_0/sim/prj_axi_proc_sys_reset_0_0.vhd,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
prj_axi_clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_clk_wiz_0/prj_axi_clk_wiz_0_clk_wiz.v,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
prj_axi_clk_wiz_0.v,verilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_clk_wiz_0/prj_axi_clk_wiz_0.v,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
prj_axi_GPIF2_Master_0_0.v,verilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_GPIF2_Master_0_0/sim/prj_axi_GPIF2_Master_0_0.v,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d.v,verilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/sim/bd_0b1d.v,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_psr_aclk_0.vhd,vhdl,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_0b1d_psr_aclk_0.vhd,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_arsw_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_0b1d_arsw_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_rsw_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_0b1d_rsw_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_awsw_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_0b1d_awsw_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_wsw_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_0b1d_wsw_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_bsw_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_0b1d_bsw_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_s00mmu_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_0b1d_s00mmu_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_s00tr_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_0b1d_s00tr_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_s00sic_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_0b1d_s00sic_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_s00a2s_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_0b1d_s00a2s_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_sarn_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_0b1d_sarn_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_srn_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_0b1d_srn_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_sawn_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_0b1d_sawn_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_swn_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_0b1d_swn_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_sbn_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_0b1d_sbn_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_m00s2a_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_0b1d_m00s2a_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_m00arn_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_0b1d_m00arn_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_m00rn_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_0b1d_m00rn_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_m00awn_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_0b1d_m00awn_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_m00wn_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_0b1d_m00wn_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_m00bn_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_0b1d_m00bn_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_m00e_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_0b1d_m00e_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_m01s2a_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_0b1d_m01s2a_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_m01arn_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_0b1d_m01arn_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_m01rn_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_0b1d_m01rn_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_m01awn_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_0b1d_m01awn_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_m01wn_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_0b1d_m01wn_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_m01bn_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_0b1d_m01bn_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_m01e_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_0b1d_m01e_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_m02s2a_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_0b1d_m02s2a_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_m02arn_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_0b1d_m02arn_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_m02rn_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_0b1d_m02rn_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_m02awn_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_0b1d_m02awn_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_m02wn_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_0b1d_m02wn_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_m02bn_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_0b1d_m02bn_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
bd_0b1d_m02e_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/bd_0/ip/ip_36/sim/bd_0b1d_m02e_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
prj_axi_smartconnect_0_0.sv,systemverilog,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_smartconnect_0_0/sim/prj_axi_smartconnect_0_0.sv,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
prj_axi_axi_quad_spi_0_1.vhd,vhdl,xil_defaultlib,../../../bd/prj_axi/ip/prj_axi_axi_quad_spi_0_1/sim/prj_axi_axi_quad_spi_0_1.vhd,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
prj_axi.v,verilog,xil_defaultlib,../../../bd/prj_axi/sim/prj_axi.v,incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"incdir="C:/AMDDesignTools/2025.2/Vivado/data/rsb/busdef"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/a415"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/f0b6/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/00fe/hdl/verilog"incdir="../../../../axi_smpl.gen/sources_1/bd/prj_axi/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
